

EL465688219US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**CAPACITOR FABRICATION METHODS  
AND CAPACITOR CONSTRUCTIONS**

\* \* \* \* \*

**INVENTORS**

Garo J. Derderian  
Gurtej S. Sandhu

ATTORNEY'S DOCKET NO. MI22-1330

1

## CAPACITOR FABRICATION METHODS AND CAPACITOR CONSTRUCTIONS

2

methods

3

### TECHNICAL FIELD

4 The aspects of the invention relate to capacitor fabrication methods  
5 including forming conductive barrier layers and capacitor constructions  
6 having conductive barrier layers.

7

### BACKGROUND OF THE INVENTION

8 Capacitors are common devices used in electronics, such as  
9 integrated circuits, and particularly semiconductor-based technologies.  
10 Two common capacitor structures include metal-insulator-metal (MIM)  
11 capacitors and metal-insulator-semiconductor (MIS) capacitors. One  
12 important factor to consider when selecting a capacitor structure may be  
13 the capacitance per unit area. MIS capacitors may be advantageous  
14 since a first electrode as the semiconductor may be formed of  
15 hemispherical grain (HSG) polysilicon that exhibits a higher surface area  
16 in a given region compared to a planar surface of amorphous silicon.  
17 The higher surface area provides more capacitance per unit area  
18 occupied by a capacitor.

20 However, a high K factor (also known as dielectric constant or  
21 "κ") dielectric material may be desirable to further enhance capacitance.  
22  $Ta_2O_5$  is one example of a high K factor dielectric, but it inherently  
23 forms an interfacial dielectric layer of  $SiO_2$  when formed on a capacitor

1 electrode comprising HSG. The interfacial dielectric exhibits a lower K  
2 ~~comprising~~ ~~dielectric~~  
3 factor than  $Ta_2O_5$  and thus reduces the effective dielectric constant for  
4 the capacitor construction. Such reduction may be significant enough to  
5 eliminate any gain in capacitance per unit area otherwise achieved by  
6 using HSG instead of a planar electrode. Use of other oxygen  
7 containing high K dielectric materials has proved to create similar  
problems.

8 Because it may be desirable to provide area enhancement of an  
9 electrode in a MIM structure using HSG, one attempt at addressing the  
10 stated problem is forming a silicon nitride insulative barrier layer over  
11 the HSG. The silicon nitride barrier layer may be formed by nitridizing  
12 the silicon of the outer surface of HSG. Unfortunately, silicon nitride  
13 exhibits a K factor of only about 7, less than the K factor of some high  
14 K factor dielectrics that are desirable. Accordingly, even the silicon  
15 nitride barrier layer reduces the effective dielectric constant of the  
16 capacitor.

17  
18  
19  
20  
21  
22  
23

1 SUMMARY OF THE INVENTION

2 In one aspect of the invention, a capacitor fabrication method may  
3 include forming a first capacitor electrode over a substrate and atomic  
4 layer depositing a conductive barrier layer to oxygen diffusion over the  
5 first electrode. A capacitor dielectric layer may be formed over the first  
6 electrode and a second capacitor electrode may be formed over the  
7 dielectric layer.

8 Another aspect of the invention may include chemisorbing a layer  
9 of a first precursor at least one monolayer thick over the first electrode  
10 and chemisorbing a layer of a second precursor at least one monolayer  
11 thick on the first precursor layer, a chemisorption product of the first  
12 and second precursor layers being comprised by a layer of a conductive  
13 barrier material.

14 Also, in another aspect of the invention a capacitor fabrication  
15 method may include forming a first capacitor electrode over a substrate.  
16 The first electrode can have an inner surface area per unit area and an  
17 outer surface area per unit area that are both greater than an outer  
18 surface area per unit area of the substrate. A capacitor dielectric layer  
19 may be formed over the first electrode and a second capacitor electrode  
20 may be formed over the dielectric layer.

21 A still further aspect includes a capacitor fabrication method of  
22 forming an opening in an insulative layer over a substrate, the opening  
23 having sides and a bottom, forming a layer of polysilicon over the sides

1 and bottom of the opening, and removing the polysilicon layer from over  
2 ~~of the~~ <sup>polysilicon</sup>  
3 the bottom of the opening. At least some of the polysilicon layer may  
4 be converted to hemispherical grain polysilicon. A first capacitor  
5 electrode may be conformally formed on the converted polysilicon, the  
6 first electrode being sufficiently thin that the first electrode has an outer  
7 surface area per unit area greater than an outer surface area per unit  
8 area of the substrate underlying the first electrode. A capacitor  
9 dielectric layer may be formed over the first electrode and a second  
capacitor electrode may be formed over the dielectric layer.

10 Other aspects of the invention include the capacitor constructions  
11 formed from the above described methods.

12

13

14 **BRIEF DESCRIPTION OF THE DRAWINGS**

15 Preferred embodiments of the invention are described below with  
16 reference to the following accompanying drawings.

17 Fig. 1 is an enlarged view of a section of a semiconductor wafer  
18 at one processing step in accordance with the invention.

19 Fig. 2 is an enlarged view of the section of the Fig. 1 wafer at  
20 a processing step subsequent to that depicted by Fig. 1.

21 Fig. 3 is an enlarged view of the section of the Fig. 1 wafer at  
22 a processing step subsequent to that depicted by Fig. 2.

1 Fig. 4 is an enlarged view of the section of the Fig. 1 wafer at  
2 a processing step subsequent to that depicted by Fig. 3.

3 Fig. 5 is an enlarged view of the section of the Fig. 1 wafer at  
4 a processing step subsequent to that depicted by Fig. 4.

5 Fig. 6 is an enlarged view of the section of the Fig. 1 wafer at  
6 a processing step subsequent to that depicted by Fig. 5.

7 Fig. 7 is an enlarged view of the section of the Fig. 1 wafer at  
8 an alternate embodiment processing step subsequent to that depicted by  
9 Fig. 2 in accordance with alternate aspects of the invention.

10 Fig. 8 is an enlarged view of the section of the Fig. 1 wafer at  
11 a processing step subsequent to that depicted by Fig. 7.

12 Fig. 9 is an enlarged view of the section of the Fig. 1 wafer at  
13 a processing step subsequent to that depicted by Fig. 8.

14 Fig. 10 is an enlarged view of the section of the Fig. 1 wafer at  
15 a processing step subsequent to that depicted by Fig. 9.

16

17 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

18 This disclosure of the invention is submitted in furtherance of the  
19 constitutional purposes of the U.S. Patent Laws "to promote the progress  
20 of science and useful arts" (Article 1, Section 8).

21 Atomic layer deposition (ALD) involves formation of successive  
22 atomic layers on a substrate. Such layers may comprise an epitaxial,  
23 polycrystalline, amorphous, etc. material. ALD may also be referred to

1 as atomic la<sup>yer</sup> epitaxy, atomic layer processing, etc. Further, the  
2 invention may encompass other deposition methods not traditionally  
3 referred to as ALD, for example, chemical vapor deposition (CVD), but  
4 nevertheless including the method steps described herein. The deposition  
5 methods herein may be described in the context of formation on a  
6 semiconductor wafer. However, the invention encompasses deposition on  
7 a variety of substrates besides semiconductor substrates.

8 In the context of this document, the term "semiconductor  
9 substrate" or "semiconductive substrate" is defined to mean any  
10 construction comprising semiconductive material, including, but not limited  
11 to, bulk semiconductive materials such as a semiconductive wafer (either  
12 alone or in assemblies comprising other materials thereon), and  
13 semiconductive material layers (either alone or in assemblies comprising  
14 other materials). The term "substrate" refers to any supporting  
15 structure, including, but not limited to, the semiconductive substrates  
16 described above.

17 Described in summary, ALD includes exposing an initial substrate  
18 to a first chemical species to accomplish chemisorption of the species  
19 onto the substrate. Theoretically, the chemisorption forms a monolayer  
20 that is uniformly one atom or molecule thick on the entire exposed  
21 initial substrate. In other words, a saturated monolayer. Practically, as  
22 further described below, chemisorption might not occur on all portions  
23 of the substrate. Nevertheless, such an imperfect monolayer is still a

PT  
1 monolayer in the context of this document. In many applications, merely  
2 a substantially saturated monolayer may be suitable. A substantially  
3 saturated monolayer is one that will still yield a deposited layer  
4 exhibiting the quality and/or properties desired for such layer.

5 The first species is purged from over the substrate and a second  
6 chemical species is provided to chemisorb onto the first monolayer of the  
7 first species. The second species is then purged and the steps are  
8 repeated with exposure of the second species monolayer to the first  
9 species. In some cases, the two monolayers may be of the same species.  
10 Also, a third species or more may be successively chemisorbed and  
11 purged just as described for the first and second species.

12 Purging may involve a variety of techniques including, but not  
13 limited to, contacting the substrate and/or monolayer with a carrier gas  
14 and/or lowering pressure to below the deposition pressure to reduce the  
15 concentration of a species contacting the substrate and/or chemisorbed  
16 species. Examples of carrier gases include N<sub>2</sub>, Ar, He, Kr, Ne, Xe, etc.  
17 Purging may instead include contacting the substrate and/or monolayer  
18 with any substance that allows chemisorption byproducts to desorb and  
19 reduces the concentration of a contacting species preparatory to  
20 introducing another species. A suitable amount of purging can be  
21 determined experimentally as known to those skilled in the art. Purging  
22 time may be successively reduced to a purge time that yields an increase  
23 in film growth rate. The increase in film growth rate might be an

1 indication of a change to a non-ALD process regime and may be used  
2 of a process regime  
3 to establish a purge time limit.

4 ALD is often described as a self-limiting process, in that a finite  
5 number of sites exist on a substrate to which the first species may form  
6 chemical bonds. The second species might only bond to the first species  
7 and thus may also be self-limiting. Once all of the finite number of  
8 sites on a substrate are bonded with a first species, the first species will  
9 often not bond to other of the first species already bonded with the  
10 substrate. However, process conditions can be varied in ALD to  
11 promote such bonding and render ALD not self-limiting. Accordingly,  
12 ALD may also encompass a species forming other than one monolayer  
13 at a time by stacking of a species, forming a layer more than one atom  
14 or molecule thick. The various aspects of the present invention  
15 described herein are applicable to any circumstance where ALD may be  
desired.

16 Often, traditional ALD occurs within an often-used range of  
17 temperature and pressure and according to established purging criteria  
18 to achieve the desired formation of an overall ALD layer one monolayer  
19 at a time. Even so, ALD conditions can vary greatly depending on the  
20 particular precursors, layer composition, deposition equipment, and other  
21 factors according to criteria known by those skilled in the art.  
22 Maintaining the traditional conditions of temperature, pressure, and  
23 purging minimizes unwanted reactions that may impact monolayer

1 formation and ~~quality~~ of the resulting overall ~~ALD~~ layer. Accordingly,  
2 ~~and quality~~ ~~ALD~~  
3 operating outside the traditional temperature and pressure ranges may  
risk formation of defective monolayers.

4 The general technology of chemical vapor deposition (CVD)  
5 includes a variety of more specific processes, including, but not limited  
6 to, plasma enhanced CVD and others. CVD is commonly used to form  
7 non-selectively a complete, deposited material on a substrate. One  
8 characteristic of CVD is the simultaneous presence of multiple species  
9 in the deposition chamber that react to form the deposited material.  
10 Such condition is contrasted with the purging criteria for traditional ALD  
11 wherein a substrate is contacted with a single deposition species that  
12 chemisorbs to a substrate or previously deposited species. An ALD  
13 process regime may provide a simultaneously contacted plurality of  
14 species of a type or under conditions such that ALD chemisorption,  
15 rather than CVD reaction occurs. Instead of reacting together, the  
16 species may chemisorb to a substrate or previously deposited species,  
17 providing a surface onto which subsequent species may next chemisorb  
18 to form a complete layer of desired material. Under most CVD  
19 conditions, deposition occurs largely independent of the composition or  
20 surface properties of an underlying substrate. By contrast, chemisorption  
21 rate in ALD might be influenced by the composition, crystalline  
22 structure, and other properties of a substrate or chemisorbed species.

23

1 Other process conditions, for example, pressure and temperature, may  
2 ~~process condition~~ ~~pressure~~  
also influence chemisorption rate.

3 ALD, as well as other deposition methods and/or methods of  
4 forming conductive barrier layers may be useful in capacitor fabrication  
5 methods. According to one aspect of the invention, a capacitor  
6 fabrication method includes forming a first capacitor electrode over a  
7 substrate and atomic layer depositing a conductive barrier layer to oxygen  
8 diffusion over the first electrode. A capacitor dielectric layer may be  
9 formed over the first electrode and a second capacitor electrode may be  
10 formed over the dielectric layer. At least one of the first or second  
11 capacitor electrodes may comprise polysilicon, preferably hemispherical  
12 grain (HSG) polysilicon. The dielectric layer may comprise oxygen.  
13 Exemplary materials for the dielectric layer include, but are not limited  
14 to,  $Ta_2O_5$ ,  $ZrO_2$ ,  $WO_3$ ,  $Al_2O_3$ ,  $HfO_2$ , barium strontium titanate (BST), or  
15 strontium titanate (ST).

16 Notably, the conductive barrier layer to oxygen diffusion formed  
17 over the first electrode may provide the advantage of reducing oxidation  
18 of the electrode by oxygen diffusion from an oxygen source, for example,  
19 the dielectric layer. The dielectric layer may be formed over the barrier  
20 layer, thus, the barrier layer may reduce oxygen diffusion to the first  
21 capacitor electrode. Alternatively, such a barrier layer may reduce  
22 oxygen diffusion from the first capacitor electrode or under the first  
23 capacitor electrode to the dielectric layer or second capacitor electrode.

1 It follows then that the barrier layer may also be formed over the  
2 *follows* *may*  
3 capacitor dielectric layer with the second capacitor electrode over the  
4 barrier layer such that the barrier layer reduces oxygen diffusion from  
5 the dielectric layer to the second electrode. Such positioning may also  
6 reduce oxygen diffusion from over the dielectric layer to the first  
7 capacitor electrode, for example, oxygen diffusion from the second  
8 capacitor electrode. Accordingly, one aspect of the invention may  
9 include atomic layer depositing the barrier layer over the first electrode,  
10 forming the dielectric layer over the barrier layer, and atomic layer  
11 depositing another conductive barrier to oxygen diffusion over the  
dielectric layer.

12 Prior to the atomic layer depositing, it may be advantageous to  
13 clean the deposition substrate, for example, the first electrode. Cleaning  
14 may be accomplished by a method comprising HF dip, HF vapor clean,  
15 or NF<sub>3</sub> remote plasma. Such cleaning methods may be performed in  
16 keeping with the knowledge of those skilled in the art. Likewise,  
17 forming the first and second electrodes and dielectric layer may be  
18 accomplished by methods known to those skilled in the art and may  
19 include atomic layer deposition, but preferably other methods.

20 The atomic layer depositing of the barrier layer may occur at a  
21 temperature of from about 100 to about 600 °C and at a pressure of  
22 from about 0.1 to about 10 Torr. The dielectric layer may exhibit a K  
23 factor of greater than about 7 at 20 °C. Examples of suitable materials

1 for the barrier layer include WN, WSiN, TaN, <sup>TiN</sup>~~TiN~~, TiSiN, Pt, Pt alloys,  
2 <sup>TiN</sup>~~TiN~~ barrier layer  
3 Ir, Ir alloys, Pd, Pd alloys, RuO<sub>x</sub>, or IrO<sub>x</sub>, as well as other materials.  
4 The barrier layer may have a thickness of from about 50 to about 500  
5 Angstroms or another thickness depending on the material properties.

6 One consideration in selecting a material for the barrier layer is  
7 the thickness and density of the barrier layer that will be sufficient to  
8 achieve a desired level of oxygen diffusion reduction. Another factor to  
9 evaluate is that the barrier layer might be considered to form a part of  
10 a capacitor electrode when the barrier layer contacts one of the first or  
11 second electrodes since the barrier layer is conductive. Accordingly, it  
12 may be advantageous to recalculate the desired dimensions of an  
13 electrode contacted by the barrier layer accounting for the presence of  
14 the additional conductive material. Accordingly, a "conductive" material  
15 as the term is used herein designates a material exhibiting a conductivity  
16 at 20°C of greater than 10<sup>4</sup> microOhm<sup>-1</sup> centimeter<sup>-1</sup>, or preferably  
17 greater than about 10<sup>12</sup> microOhm<sup>-1</sup> centimeter<sup>-1</sup>. Notably, such definition  
18 expressly includes "semiconductive" material in the range of about 10<sup>4</sup>  
19 to about 10<sup>12</sup> microOhm<sup>-1</sup> centimeter<sup>-1</sup>. As an alternative, a "conductive"  
20 material in the present context might be viewed as a material that does  
21 not substantially impact the capacitance otherwise achieved without the  
22 material. Generally, an "insulative" material might produce a change in  
23 capacitance as such a barrier layer.

1 As another aspect of the present invention, a capacitor fabrication  
2 *another invention*  
3 method may include forming a first capacitor electrode over a substrate,  
4 chemisorbing a layer of a first precursor at least one monolayer thick  
5 over the first electrode, and chemisorbing a layer of a second precursor  
6 at least one monolayer thick on the first precursor layer. A  
7 chemisorption product of the first and second precursor layers may be  
8 comprised by a layer of a conductive barrier material. Because the  
9 chemisorption product is comprised by the barrier layer, the barrier layer  
10 may also include conductive barrier material that is not a chemisorption  
11 product of the first and second precursor layers. A capacitor dielectric  
12 layer may be formed over the first electrode and a second capacitor  
13 electrode may be formed over the dielectric layer. The various positions  
14 for the barrier layer discussed above are also applicable to the present  
15 aspect of the invention.

16 In forming the chemisorption product of the first and second  
17 precursor layers, the first and second precursor layers may each consist  
18 essentially of a monolayer. Further, the first and second precursor layers  
19 may each comprise substantially saturated monolayers. The extent of  
20 saturation might not be complete and yet the barrier layer will  
21 nevertheless provide the desired properties. Thus, substantially saturated  
22 may be adequate. The first and second precursor may each consist  
23 essentially of only one chemical species. However, as described above,  
precursors may also comprise more than one chemical species.

1 Preferably, the first precursor is different from the second precursor,  
2 the from  
3 although for some barrier layers, the first and second precursor will be  
4 the same. Examples of pairs of first and second precursors include:  
5  $\text{WF}_6/\text{NH}_3$ ,  $\text{TaCl}_5/\text{NH}_3$ ,  $\text{TiCl}_4/\text{NH}_3$ , tetrakis(dimethylamido)titanium/ $\text{NH}_3$ ,  
6 ruthenium cyclopentadiene/ $\text{H}_2\text{O}$ ,  $\text{IrF}_5/\text{H}_2\text{O}$ , organometallic  $\text{Pt}/\text{H}_2\text{O}$ . It is  
7 conceivable that more than one of the preceding pairs may comprise the  
8 first and second precursors, but preferably only one of the pairs.  
9 Additional alternating first and second precursor layers may be  
10 chemisorbed in keeping with the above aspect of the invention to achieve  
a desired thickness for the barrier layer.

11 Although ALD and/or chemisorbing first and second precursors may  
12 be suitable for forming a barrier layer, other methods may also be  
13 suitable. Accordingly, a variety of barrier layer forming techniques may  
14 be used in combination with techniques to increase electrode surface area  
15 to provide enhancement of capacitance per unit area.

16 In another aspect of the invention, a capacitor fabrication method  
17 can include forming a first capacitor electrode over a substrate where the  
18 first electrode has an inner surface area per unit area and an outer  
19 surface area per unit area that are both greater than an outer surface  
20 area per unit area of the substrate. One example of obtaining the inner  
21 and outer electrode surface areas involves further forming rugged  
22 polysilicon over the substrate and forming the first electrode over the  
23 rugged polysilicon. The first electrode can also be formed on the

1 rugged polysilicon. The rugged polysilicon can have a surface area per  
2 <sup>polysilicon</sup> <sub>Cap</sub>  
3 unit area greater than the surface area per unit area of conventionally  
4 formed polysilicon that is not converted to rugged polysilicon. A  
5 capacitor dielectric layer and a second capacitor electrode may be formed  
6 over the first electrode to produce a capacitor construction.

7 The first electrode can comprise TiN, as well as other materials,  
8 and may be deposited by ALD, CVD, and perhaps other methods. The  
9 rugged polysilicon can be HSG polysilicon and it can also be undoped.  
10 Thus, in the present aspect a first electrode may be formed having an  
11 outer surface area at least 30% greater the substrate outer surface area.  
12 Advantageously, the first electrode need not comprise polysilicon to  
13 accomplish the surface area enhancement. Further, it is conceivable that  
14 the first electrode can be formed over materials other than rugged  
15 polysilicon that provide enhanced surface area compared to the substrate  
underlying the first electrode.

16 To achieve more preferred first electrode surface area, rugged  
17 polysilicon may be formed using a seed density sufficiently small to yield  
18 at least some spaced apart grains. Thus, forming subsequent layers of  
19 the capacitor does not fill the space between grains so much as to  
20 reduce the capacitance enhancement possible with the first electrode of  
21 increased surface area. Conventionally, HSG is formed to optimize  
22 surface area with very closely positioned grains since a capacitor  
23 electrode will consist of the HSG. In the present aspect of the

1 invention, less closely positioned grains may be formed than would  
2 *less closely* *may be*  
3 provide optimal surface area for rugged or HSG polysilicon since the  
4 first electrode can be formed on the polysilicon rather than consist of  
5 the polysilicon. The less closely position grains of the invention will  
6 provide a greater outer surface area for the first electrode compared to  
7 what HSG optimized for surface area would provide to a first electrode  
8 formed on optimized HSG. Also, undoped grains of rugged polysilicon  
9 may provide the advantage of grain size being smaller than for doped  
grains such that a smaller capacitor container may be used.

10 Figs. 1-6 exemplify the features of the various aspects of the  
11 invention described above, as well as other aspects of the invention. For  
12 example, according to another aspect of the invention, Fig. 1 shows  
13 wafer portion 1 including a substrate 2 with an insulative layer 4 formed  
14 thereon. A capacitor fabrication method may include forming an opening  
15 16 in insulative layer 4, the opening 16 having sides and a bottom.  
16 Although not shown, the opening may expose an electrical contact in  
17 substrate 2 for subsequent electrical linking with a capacitor electrode.  
18 Turning to Fig. 2, a layer of polysilicon 6 may be formed over the sides  
19 and bottom of the opening. Polysilicon layer 6 may then be removed  
20 from over the bottom of opening 16 and converted by low density  
21 seeding to an undoped rugged layer 8 comprising HSG polysilicon, as  
22 shown in Fig. 3. An anisotropic spacer etch may be used to remove  
23 polysilicon, preferably before conversion, from over the bottom of the

1 opening while leaving polysilicon over the sides. Accordingly, no  
2 undoped polysilicon will exist between an electrical contact, such as a  
3 polysilicon or metal plug, in substrate 2 and a bottom capacitor  
4 electrode. If polysilicon is present at the bottom, it may cause high  
5 contact resistance or an open between the bottom electrode and the  
6 contact.

7 In Fig. 4, a first capacitor electrode 10 may be conformally formed  
8 on undoped polysilicon 8. First electrode 10 may be sufficiently thin  
9 that it has an outer surface area per unit area greater than an outer  
10 surface area per unit area of the portion of substrate 2 underlying first  
11 electrode 10. For example, first electrode 10 may have a thickness of  
12 from about 50 to about 500 Angstroms, preferably about 200 Angstroms.  
13 A capacitor dielectric layer 12 may be formed on first electrode 10 as  
14 shown in Fig. 5. Fig. 6 shows excess portions of dielectric layer 12 and  
15 a subsequently formed second capacitor electrode layer 14 removed from  
16 over insulative layer 4 to produce a capacitor construction.

17 Advantageously, first electrode 10 has an enhanced surface area yet  
18 might not produce a  $\text{SiO}_2$  interfacial dielectric with an oxygen containing  
19 dielectric layer since first electrode 10 may comprise materials other than  
20 polysilicon, for example, TiN. Accordingly, the benefits of high K  
21 dielectrics, such as  $\text{Ta}_2\text{O}_5$ , may be maximized while still providing  
22 enhanced electrode surface area.

1 Figs. ~~7-10~~ exemplify the features of the various aspects of the  
2 invention described above pertaining to barrier layers, as well as other  
3 aspects of the invention, according to an alternative process flow. For  
4 example, Fig. 7 shows wafer portion 1 of Fig. 2 including a substrate 2  
5 with insulative layer 4, opening 16 in insulative layer 4, and polysilicon  
6 layer 6 converted to a first capacitor electrode 18 comprising doped HSG  
7 polysilicon.

8 In Fig. 8, a conductive barrier layer 20 may be conformally formed  
9 on first electrode 18 by, for example, ALD. A capacitor dielectric layer  
10 22 may be formed on barrier layer 20. The barrier layer may be  
11 sufficiently thick and dense to reduce oxidation of electrode 18 by  
12 oxygen diffusion from over the barrier layer. One source of oxygen  
13 diffusion may be dielectric layer 22. Fig. 9 shows formation of a second  
14 capacitor electrode 24 on dielectric layer 22. Fig. 10 shows excess  
15 portions of barrier layer 20, dielectric layer 22, and second electrode  
16 layer 24 removed from over insulative layer 4 to form a capacitor  
17 construction. As described above, a barrier layer may also be formed  
18 over a dielectric layer although not shown in the Figures.

19 In a still further alternative aspect of the invention, barrier layer  
20 20 may be removed from over insulative layer 4 prior to forming  
21 dielectric layer 22. Chemical mechanical polishing is one example of a  
22 suitable removal method for excess portions of barrier layer 20.  
23 However, such an alternative is less preferred since the portion of first

1      electrode 18 <sup>planar</sup> with insulative layer 4 <sup>might</sup> be exposed during  
2      <sup>planar</sup> polishing and may contact dielectric layer 22. At the point of contact,  
3      an SiO<sub>2</sub> interfacial dielectric may form if first electrode 18 includes  
4      silicon and dielectric layer 22 includes oxygen.

5      In compliance with the statute, the invention has been described  
6      in language more or less specific as to structural and methodical  
7      features. It is to be understood, however, that the invention is not  
8      limited to the specific features shown and described, since the means  
9      herein disclosed comprise preferred forms of putting the invention into  
10     effect. The invention is, therefore, claimed in any of its forms or  
11     modifications within the proper scope of the appended claims  
12     appropriately interpreted in accordance with the doctrine of equivalents.

13

14

15

16

17

18

19

20

21

22

23